

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **01241945 A**

(43) Date of publication of application: 26.09.89

(51) Int. Cl. **H04L 11/12**
H04Q 11/04

(21) Application number: 63068249

(22) Date of filing: 24.03.88

(71) Applicant: **OKI ELECTRIC IND CO LTD**

(72) Inventor: **KOBAYASHI HIROKI**
KIHARA KOICHI

(54) **DELAY JITTER INSERTION DEVICE FOR
PACKET TESTING EQUIPMENT**

COPYRIGHT: (C)1989,JPO&Japio

(57) Abstract:

PURPOSE: To add a delay fitter close to actual network state by reading a data from a storage means in the order of write to the storage means when a significant signal is outputted from a resister stage selected by a selection means after a prescribed time delay.

CONSTITUTION: An inputted packet is written from one port 11 of a storage means 1 and stored tentatively and a prescribed time delay is specified to a write timing to the storage means 1 and the shift register means 6 starts the shift operation in the same write timing. After a prescribed time delay specified by the delay generating means 5 elapses, when a significant signal is outputted from a resister stage selected by a selection means 9, the data from the storage means 1 is read from the other port in the order of write and it is sent as a packet. Thus, both delayed and advanced jitters are added to the transmission packet and the evaluation test in response to the actual state is implemented by a packet test equipment.

